

SubCkt.vhd

```
-----
Architecture Subckt of SubCktRateGen is
  signal nTC      : Std_Logic;    -- Terminal Count
  signal nPE      : Std_Logic;    -- Pararell load enable
65  signal nCE      : Std_Logic;    -- Count enable
  signal NetVCC   : std_logic := '1';
  signal NetGND   : Std_Logic := '0';
  signal DFF_Q    : Std_Logic;
-----
70  -- Here, I do not describe any component declarations.
-----
Begin
  nTCOUT <= nTC;

75  COUNTER: E016  -- Counter Rategen Wiring -----
  generic map(InstName => SbCktName )
  port map(  CLK => CLOCK,        -- from 89429/etc
            MR  => CLR,          -- Initial reset.
            PIN => ProgValue,
80            nPE => nPE,        -- Pararell load enable input
            TCLD=> ModeLatch,    -- If high,reload ProgVal at nTC

            nCE => nCE,        -- If low,counting op is enabled
            nTC => nTC,        -- Will be low at TerminalCount.
            Q   => OPEN );

85  MpxCE: EL58    -- This SY100EL58 used as a nCE gate.-----
  port map(  SELIN=> ModeLatch,  -- When high,nCE will be locked,
            Da   => NetVCC,      -- low,else nCE becomes not(nTC)
            Db   => nTC,
90            pQ  => OPEN,
            nQ   => nCE          );

  MpxPE: EL58    -- This SY100EL58 used as a nPE gate. -----
  port map(  SELIN=> ModeLatch,
95            Da   => pLOAD,      -- Initialize pulse input
            Db   => pSTEP,      -- External Step input (clock'd)
            pQ   => OPEN ,
            nQ   => nPE          );

100  DFFnTC: EL31  -- This DFF is to provide a single clock pulse -
  port map(  S    => NetGND,
            R    => CLR,
            D    => nTC,
105            CLK => CLOCK,
            pQ   => DFF_Q,
            nQ   => OPEN );

  GATenTC: EL58  -- Functions in conjunction with DFFnTC:EL31. --
  port map(  SELIN=> nTC,
110            Da   => NetGND,
            Db   => DFF_Q,
            pQ   => pTCSS ,
            nQ   => nTCSS      );

115  end Subckt;
```